Senior Lead Engineer - SoC Design Verification
NXP Semiconductors
Senior Lead Engineer - SoC Design Verification at NXP Semiconductors is a full time role based in Pune, India. It was published on 23 July 2026 and was open at last check.
| Role | Senior Lead Engineer - SoC Design Verification |
|---|---|
| Company | NXP Semiconductors |
| Location | Pune, India |
| Employment type | Full Time |
| Published | 23 July 2026 |
| Status | Open at last check |
We are seeking a highly driven Senior Design Verification Engineer for RTL functional verification of cutting-edge in‑vehicle networking devices within NXP’s next‑generation automotive product line. In this individual‑contributor role, you will architect, enhance, and maintain advanced UVM‑based and C‑based verification environments. You will define robust verification strategies, craft comprehensive test plans, and drive metric‑driven verification to full closure. You will collaborate closely with world‑class teams across Design, Architecture, Validation, and Firmware, ensuring seamless integration and adherence to rigorous automotive design and quality processes. This is an opportunity to shape the verification strategy of high‑impact automotive solutions that define reliability, safety, and performance for vehicles worldwide
Main Job Tasks and Responsibilities:
- Create robust verification architecture, verification testplan and verification metric closure documentation to comply with NXP verification and validation process.
- Architect and develop testbenches using System Verilog and UVM for functional and power aware RTL verification. Contribute to defining verification strategy (Directed, Constrained random and Formal) for IP, Sub-System and SoC verification.
- Develop UVM components like Agents (active and passive), Scoreboards and Environment etc., Develop Assertions, functional coverage.
- Develop Test plan, UVM based test sequences, layered sequences, virtual sequencers.
- Drive closure of verification metrics to cover verification space. Work with a team to identify and close gaps in Functional, Power aware and Gate level timing Simulation.
- Develop ‘C’ testcases for HW-FW Simulation and FPGA Prototyping.
- Regression setup, debug of RTL and Gate level Netlist.
- Work closely with Architecture, digital and analog design, DV and validation teams to ensure timely delivery of quality products
Minimum Required Qualifications
- B.S./M.S. Electrical/Computer Engineering (or similar degrees)
- 8+ Years of proven track record of ASIC/SoC verification, taking several chips from specification to tape out.
- Proven Expertise with UVM and/or System Verilog based verification.
- Proven experience of standard ASIC verification including Planning Test
- Testbench creation.
- Code and Functional Coverage
- Directed and Constrained random stimulus generation and test.
- Low power verification. UPF/CPF Flow.
- SVA Assertion.
- C/C++, Perl, Python scripting.
- Experience working with tools like GIT, Jira, Confluence.
Create your free OnJob profile to apply — we'll take you to NXP Semiconductors's application after sign-up. · Posted 23 Jul 2026.
Senior Lead Engineer - SoC Design Verification at NXP Semiconductors — questions answered
What does the Senior Lead Engineer - SoC Design Verification role at NXP Semiconductors pay?
NXP Semiconductors does not publish a salary on this Senior Lead Engineer - SoC Design Verification listing, so OnJob shows no figure for it rather than an estimate. For what this role pays across the market, the OnJob salary guides aggregate the live listings that do disclose pay.
Where is the Senior Lead Engineer - SoC Design Verification role at NXP Semiconductors based?
NXP Semiconductors lists this Senior Lead Engineer - SoC Design Verification role in Pune, India, advertised as full time work at that location. Larger employers sometimes cover several sites under one city name, so confirm the exact office with NXP Semiconductors before you apply.
Is the Senior Lead Engineer - SoC Design Verification role at NXP Semiconductors still open?
The Senior Lead Engineer - SoC Design Verification posting at NXP Semiconductors was open at OnJob's last check of the employer's careers page, having been published on 23 July 2026. OnJob re-checks source listings on each build and marks a role closed once it disappears, but listings can close without notice, so the employer's own page is the final word.
How do you apply for the Senior Lead Engineer - SoC Design Verification role at NXP Semiconductors?
Apply to the Senior Lead Engineer - SoC Design Verification at NXP Semiconductors role through OnJob with a free profile: OnJob scores your fit against the listing, shows the skills lowering that score, and submits an ATS-ready profile to NXP Semiconductors's own application page. Creating a profile is free and needs no card.
Related Engineering jobs
Hand-picked roles that match this listing on skills, category and location — each scored to your profile inside OnJob.
Explore more on OnJob
Hiring for a role like this?
Post a job on OnJob and reach AI-matched candidates.