Senior Lead Engineer – Memory design
NXP Semiconductors
Senior Lead Engineer – Memory design at NXP Semiconductors is a full time role based in Bangalore, India. It was published on 29 June 2026 and was open at last check.
| Role | Senior Lead Engineer – Memory design |
|---|---|
| Company | NXP Semiconductors |
| Location | Bangalore, India |
| Employment type | Full Time |
| Published | 29 June 2026 |
| Status | Open at last check |
Summary:
We are seeking a Lead Memory Design Engineer to join NXP’s NVM IP design group in Bangalore, India. This role involves leading and managing a diverse NVM IP portfolio, developing and maintaining automated IP management solutions, and collaborating with third-party NVM IP vendors and NXP product design teams to deliver high-quality, scalable NVM IP solutions across multiple business verticals.
Job Qualification:
- BS or MS in Electronics or Electrical Engineering with +7 years of experience in either Analog design or Memory design (SRAM/NVM) or Foundation IP design (IO/standard cells).
- Hands-on experience in scripting and flow automation
- Experience collaborating with and leading cross-functional, multi-disciplinary teams across the full lifecycle—from requirements definition through GDS implementation
- Hands-on experience or sound knowledge of quality managed design flows, tools and methodologies (Cadence and Synopsys)
- Knowledge of NVM technology, macro architecture and design would be a significant advantage
- Excellent communication skills with proven experience in multi-site team collaboration
Job responsibilities:
As the Senior NVM IP Lead Engineer for our newly formed Bangalore team, you will be part of a Global NVM design department. You will be leading the NVM IP benchmarking, onboarding, release and support competence for a wide 3rd-party NVM and NXP-proprietary IP platform including Logic-NVM, Flash, RRAM and MRAM. Your responsibilities will encompass:
- NVM IP benchmarking for a given product and technology requirements
- Execute IP onboarding (IP design kit preparation and verification) and release to product team
- Support product design teams with NVM IP integration and troubleshooting
- Develop and maintain an automated IP onboarding and release flow to ensure flawless and efficient execution
- Maintain 3rd-party NVM and NXP-proprietary NVM IP portfolio spanning across the whole technology spectrum of the company from 180nm to 5nm
- Interact directly with 3rd-party vendors and silicon foundries
- Team up with NXP NVM design team in Bangalore, EU and US
- Manage and drive the complete NVM IP development lifecycle, ensuring quality and timely execution
- Drive proactive cross-functional coordination with digital design, reliability, and test engineering leads to enable on-time delivery of NVM IP
- Track and monitor NVM IP development, ensuring timely and clear reporting to key stakeholders
- Maintain strong stakeholder relationships to ensure alignment and smooth execution of deliverables.
- Mentor junior engineers growing in the NVM field
Create your free OnJob profile to apply — we'll take you to NXP Semiconductors's application after sign-up. · Posted 29 Jun 2026.
Senior Lead Engineer – Memory design at NXP Semiconductors — questions answered
What does the Senior Lead Engineer – Memory design role at NXP Semiconductors pay?
NXP Semiconductors does not publish a salary on this Senior Lead Engineer – Memory design listing, so OnJob shows no figure for it rather than an estimate. For what this role pays across the market, the OnJob salary guides aggregate the live listings that do disclose pay.
Where is the Senior Lead Engineer – Memory design role at NXP Semiconductors based?
NXP Semiconductors lists this Senior Lead Engineer – Memory design role in Bangalore, India, advertised as full time work at that location. Larger employers sometimes cover several sites under one city name, so confirm the exact office with NXP Semiconductors before you apply.
Is the Senior Lead Engineer – Memory design role at NXP Semiconductors still open?
The Senior Lead Engineer – Memory design posting at NXP Semiconductors was open at OnJob's last check of the employer's careers page, having been published on 29 June 2026. OnJob re-checks source listings on each build and marks a role closed once it disappears, but listings can close without notice, so the employer's own page is the final word.
How do you apply for the Senior Lead Engineer – Memory design role at NXP Semiconductors?
Apply to the Senior Lead Engineer – Memory design at NXP Semiconductors role through OnJob with a free profile: OnJob scores your fit against the listing, shows the skills lowering that score, and submits an ATS-ready profile to NXP Semiconductors's own application page. Creating a profile is free and needs no card.
Related Engineering jobs
Hand-picked roles that match this listing on skills, category and location — each scored to your profile inside OnJob.
Explore more on OnJob
Hiring for a role like this?
Post a job on OnJob and reach AI-matched candidates.